<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/2022.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2022.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
synthesis:  version Radiant Software (64-bit) 2022.1.0.52.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.
Thu Mar 16 11:17:28 2023


Command Line:  C:\lscc\radiant\2022.1\ispfpga\bin\nt64\synthesis.exe -f awg_fpga_impl_1_lattice.synproj -gui -msgset C:/Users/zyx/my_designs/awg_fpga/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = awg.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = awg_fpga_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is awg_fpga_impl_1_cpe.ldc.
-path C:/Users/zyx/my_designs/awg_fpga (searchpath added)
-path C:/Users/zyx/my_designs/awg_fpga/impl_1 (searchpath added)
-path C:/Users/zyx/my_designs/awg_fpga/sine (searchpath added)
-path C:/Users/zyx/my_designs/awg_fpga/square (searchpath added)
-path C:/Users/zyx/my_designs/awg_fpga/triangle (searchpath added)
-path C:/lscc/radiant/2022.1/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2022.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/Users/zyx/my_designs/awg_fpga/source/impl_1/awg.v
Verilog design file = C:/Users/zyx/my_designs/awg_fpga/source/impl_1/f_spi.v
Verilog design file = C:/Users/zyx/my_designs/awg_fpga/source/impl_1/clkdiv_1M.v
Verilog design file = C:/Users/zyx/my_designs/awg_fpga/sine/rtl/sine.v
Verilog design file = C:/Users/zyx/my_designs/awg_fpga/square/rtl/square.v
Verilog design file = C:/Users/zyx/my_designs/awg_fpga/triangle/rtl/triangle.v
Verilog design file = C:/Users/zyx/my_designs/awg_fpga/source/impl_1/DDS.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2022.1/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_counter.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2022.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/zyx/my_designs/awg_fpga/source/impl_1/awg.v. VERI-1482
Analyzing Verilog file c:/users/zyx/my_designs/awg_fpga/source/impl_1/f_spi.v. VERI-1482
Analyzing Verilog file c:/users/zyx/my_designs/awg_fpga/source/impl_1/clkdiv_1m.v. VERI-1482
Analyzing Verilog file c:/users/zyx/my_designs/awg_fpga/sine/rtl/sine.v. VERI-1482
Analyzing Verilog file c:/users/zyx/my_designs/awg_fpga/square/rtl/square.v. VERI-1482
Analyzing Verilog file c:/users/zyx/my_designs/awg_fpga/triangle/rtl/triangle.v. VERI-1482
Analyzing Verilog file c:/users/zyx/my_designs/awg_fpga/source/impl_1/dds.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.vhd

INFO - synthesis: c:/lscc/radiant/2022.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO - synthesis: The default VHDL library search path is now "C:/Users/zyx/my_designs/awg_fpga/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): awg
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/source/impl_1/awg.v(2): compiling module awg. VERI-1018
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/source/impl_1/f_spi.v(4): compiling module f_spi. VERI-1018
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/source/impl_1/clkdiv_1m.v(23): compiling module clkdiv_1M. VERI-1018
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/source/impl_1/dds.v(1): compiling module DDS. VERI-1018
WARNING - synthesis: c:/users/zyx/my_designs/awg_fpga/source/impl_1/dds.v(63): expression size 33 truncated to fit in target size 32. VERI-1209
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/sine/rtl/sine.v(11): compiling module sine. VERI-1018
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/sine/rtl/sine.v(229): compiling module sine_ipgen_lscc_rom(FAMILY="iCE40UP",RADDR_WIDTH=10,RDATA_WIDTH=10,INIT_FILE="C:/Users/zyx/my_designs/awg_fpga/sine/misc/sine_rom2_sine_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="10,1024",MEM_ID="sine",INIT_VALUE_00="0x00360036003600360036003600360036003600360036003600360036003600360x6636663666366636663   ....   03900390039003900390039003900390x99999999999999999999999399939993999399939939993999399939993999330x99339339399333993333993993933996339C3336993C939639C9396333639969"). VERI-1018
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/sine/rtl/sine.v(619): compiling module sine_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_WIDTH=10,DATA_WIDTH=10,INIT_FILE="C:/Users/zyx/my_designs/awg_fpga/sine/misc/sine_rom2_sine_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="10,1024",MEM_ID="sine",INIT_VALUE_00="0x00360036003600360036003600360036003600360036003600360036003600360x663   ....   03900390039003900390039003900390x99999999999999999999999399939993999399939939993999399939993999330x99339339399333993333993993933996339C3336993C939639C9396333639969"). VERI-1018
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/sine/rtl/sine.v(1780): compiling module sine_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b0100,ADDR_WIDTH=32'b01010,OUTREG="reg",GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="10,1024",MEM_ID="sine",INIT_VALUE_00="0x3393369336C66369663C3339336C366963636636333333663663633666336666",INIT_VALUE_01="0xC66C93699636C33369CC6CC33   ....   T_VALUE_78="0x00",INIT_VALUE_79="0x00",INIT_VALUE_7A="0x00",INIT_VALUE_7B="0x00",INIT_VALUE_7C="0x00",INIT_VALUE_7D="0x00",INIT_VALUE_7E="0x00",INIT_VALUE_7F="0x00"). VERI-1018
INFO - synthesis: C:/lscc/radiant/2022.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(693): compiling module PDP4K(INITVAL_0="0x3393369336C66369663C3339336C366963636636333333663663633666336666",INITVAL_1="0xC66C93699636C33369CC6CC339963C936939696C6C633936369936CC63C96696",INITVAL_2="0x6C693936369936CC63C3663C333399CC9CC9C996CC39CC66996396C9C396C693",INITVAL_3="0x6CC63969369936C663696636999999C69C69C936C699C6C693699636699969C6",INI   ....   399C93969C96363C6336699CC396CCC33369396396C99CC963",INITVAL_F="0x99339339399333993333993993933996339C3336993C939639C9396333639969",DATA_WIDTH_W="4",DATA_WIDTH_R="4"). VERI-1018
WARNING - synthesis: c:/users/zyx/my_designs/awg_fpga/sine/rtl/sine.v(2323): net iCE40UP.wdata_w[15] does not have a driver. VDB-1002
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/sine/rtl/sine.v(1780): compiling module sine_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b0100,ADDR_WIDTH=32'b01010,OUTREG="reg",GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="10,1024",MEM_ID="sine",INIT_VALUE_00="0x6636663666366636663666636663666366636663666666666666666666666666",INIT_VALUE_01="0x6336636363636363636363   ....   T_VALUE_78="0x00",INIT_VALUE_79="0x00",INIT_VALUE_7A="0x00",INIT_VALUE_7B="0x00",INIT_VALUE_7C="0x00",INIT_VALUE_7D="0x00",INIT_VALUE_7E="0x00",INIT_VALUE_7F="0x00"). VERI-1018
INFO - synthesis: C:/lscc/radiant/2022.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(693): compiling module PDP4K(INITVAL_0="0x6636663666366636663666636663666366636663666666666666666666666666",INITVAL_1="0x6336636363636363636363636366636663666366636666336633663366336633",INITVAL_2="0x3669366C366C366C366C366C6339633363336333633363336336633663366336",INITVAL_3="0x33C636933693369336933693363C363C363C363C363C363C3669366936693669",INI   ....   33939993999399939993999393939393939393939393399339",INITVAL_F="0x9999999999999999999999939993999399939993993999399939993999399933",DATA_WIDTH_W="4",DATA_WIDTH_R="4"). VERI-1018
WARNING - synthesis: c:/users/zyx/my_designs/awg_fpga/sine/rtl/sine.v(2323): net iCE40UP.wdata_w[15] does not have a driver. VDB-1002
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/sine/rtl/sine.v(1780): compiling module sine_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b0100,ADDR_WIDTH=32'b01010,OUTREG="reg",GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="10,1024",MEM_ID="sine",INIT_VALUE_00="0x0036003600360036003600360036003600360036003600360036003600360036",INIT_VALUE_01="0x003600360036003600360   ....   T_VALUE_78="0x00",INIT_VALUE_79="0x00",INIT_VALUE_7A="0x00",INIT_VALUE_7B="0x00",INIT_VALUE_7C="0x00",INIT_VALUE_7D="0x00",INIT_VALUE_7E="0x00",INIT_VALUE_7F="0x00"). VERI-1018
INFO - synthesis: C:/lscc/radiant/2022.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(693): compiling module PDP4K(INITVAL_0="0x0036003600360036003600360036003600360036003600360036003600360036",INITVAL_1="0x0036003600360036003600360036003600360036003600360036003600360036",INITVAL_2="0x0036003600360036003600360036003600360036003600360036003600360036",INITVAL_3="0x0036003600360036003600360036003600360036003600360036003600360036",INI   ....   39003900390039003900390039003900390039003900390039",INITVAL_F="0x0039003900390039003900390039003900390039003900390039003900390039",DATA_WIDTH_W="4",DATA_WIDTH_R="4"). VERI-1018
WARNING - synthesis: c:/users/zyx/my_designs/awg_fpga/sine/rtl/sine.v(2323): net iCE40UP.wdata_w[15] does not have a driver. VDB-1002
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/triangle/rtl/triangle.v(11): compiling module triangle. VERI-1018
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/triangle/rtl/triangle.v(229): compiling module triangle_ipgen_lscc_rom(FAMILY="iCE40UP",RADDR_WIDTH=10,RDATA_WIDTH=10,INIT_FILE="C:/Users/zyx/my_designs/awg_fpga/triangle/misc/triangle_rom2_triangle_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="10,1024",MEM_ID="triangle",INIT_VALUE_00="0x006C006C006C006C006C006C006C006C006C006C006C006C006C006C006C00E40   ....   06300630063006300630063006300630x33333333333333333333333333333339333C333C333C333C333C333C333C33960x339639663C969666C396C966CC966666339639663C969666C396C966CC966666"). VERI-1018
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/triangle/rtl/triangle.v(619): compiling module triangle_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_WIDTH=10,DATA_WIDTH=10,INIT_FILE="C:/Users/zyx/my_designs/awg_fpga/triangle/misc/triangle_rom2_triangle_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="10,1024",MEM_ID="triangle",INIT_VALUE_00="0x006C006C006C006C006C006C006C006C006C006C006C006C0   ....   06300630063006300630063006300630x33333333333333333333333333333339333C333C333C333C333C333C333C33960x339639663C969666C396C966CC966666339639663C969666C396C966CC966666"). VERI-1018
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/triangle/rtl/triangle.v(1780): compiling module triangle_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b0100,ADDR_WIDTH=32'b01010,OUTREG="reg",GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="10,1024",MEM_ID="triangle",INIT_VALUE_00="0x339639663C969666C396C966CC966666339639663C969666C396C966CC964444",INIT_VALUE_01="0x339639663C969666C   ....   T_VALUE_78="0x00",INIT_VALUE_79="0x00",INIT_VALUE_7A="0x00",INIT_VALUE_7B="0x00",INIT_VALUE_7C="0x00",INIT_VALUE_7D="0x00",INIT_VALUE_7E="0x00",INIT_VALUE_7F="0x00"). VERI-1018
INFO - synthesis: C:/lscc/radiant/2022.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(693): compiling module PDP4K(INITVAL_0="0x339639663C969666C396C966CC966666339639663C969666C396C966CC964444",INITVAL_1="0x339639663C969666C396C966CC966666339639663C969666C396C966CC966666",INITVAL_2="0x339639663C969666C396C966CC966666339639663C969666C396C966CC966666",INITVAL_3="0x339639663C969666C396C966CC966666339639663C969666C396C966CC966666",INI   ....   66C396C966CC966666339639663C969666C396C966CC966666",INITVAL_F="0x339639663C969666C396C966CC966666339639663C969666C396C966CC966666",DATA_WIDTH_W="4",DATA_WIDTH_R="4"). VERI-1018
WARNING - synthesis: c:/users/zyx/my_designs/awg_fpga/triangle/rtl/triangle.v(2323): net iCE40UP.wdata_w[15] does not have a driver. VDB-1002
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/triangle/rtl/triangle.v(1780): compiling module triangle_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b0100,ADDR_WIDTH=32'b01010,OUTREG="reg",GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="10,1024",MEM_ID="triangle",INIT_VALUE_00="0xCCC3CCC3CCC3CCC3CCC3CCC3CCC3CCC9CCCCCCCCCCCCCCCCCCCCCCCCCCCC4444",INIT_VALUE_01="0xCC33CC33CC33CC   ....   T_VALUE_78="0x00",INIT_VALUE_79="0x00",INIT_VALUE_7A="0x00",INIT_VALUE_7B="0x00",INIT_VALUE_7C="0x00",INIT_VALUE_7D="0x00",INIT_VALUE_7E="0x00",INIT_VALUE_7F="0x00"). VERI-1018
INFO - synthesis: C:/lscc/radiant/2022.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(693): compiling module PDP4K(INITVAL_0="0xCCC3CCC3CCC3CCC3CCC3CCC3CCC3CCC9CCCCCCCCCCCCCCCCCCCCCCCCCCCC4444",INITVAL_1="0xCC33CC33CC33CC33CC33CC33CC33CC39CC3CCC3CCC3CCC3CCC3CCC3CCC3CCC96",INITVAL_2="0xC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C9C3CCC3CCC3CCC3CCC3CCC3CCC3CCC966",INITVAL_3="0xC333C333C333C333C333C333C333C339C33CC33CC33CC33CC33CC33CC33CC396",INI   ....   C333C333C333C333C933CC33CC33CC33CC33CC33CC33CC3966",INITVAL_F="0x33333333333333333333333333333339333C333C333C333C333C333C333C3396",DATA_WIDTH_W="4",DATA_WIDTH_R="4"). VERI-1018
WARNING - synthesis: c:/users/zyx/my_designs/awg_fpga/triangle/rtl/triangle.v(2323): net iCE40UP.wdata_w[15] does not have a driver. VDB-1002
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/triangle/rtl/triangle.v(1780): compiling module triangle_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b0100,ADDR_WIDTH=32'b01010,OUTREG="reg",GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="10,1024",MEM_ID="triangle",INIT_VALUE_00="0x006C006C006C006C006C006C006C006C006C006C006C006C006C006C006C00E4",INIT_VALUE_01="0x006C006C006C0   ....   T_VALUE_78="0x00",INIT_VALUE_79="0x00",INIT_VALUE_7A="0x00",INIT_VALUE_7B="0x00",INIT_VALUE_7C="0x00",INIT_VALUE_7D="0x00",INIT_VALUE_7E="0x00",INIT_VALUE_7F="0x00"). VERI-1018
INFO - synthesis: C:/lscc/radiant/2022.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(693): compiling module PDP4K(INITVAL_0="0x006C006C006C006C006C006C006C006C006C006C006C006C006C006C006C00E4",INITVAL_1="0x006C006C006C006C006C006C006C006C006C006C006C006C006C006C006C006C",INITVAL_2="0x006C006C006C006C006C006C006C006C006C006C006C006C006C006C006C006C",INITVAL_3="0x006C006C006C006C006C006C006C006C006C006C006C006C006C006C006C006C",INI   ....   63006300630063006300630063006300630063006300630063",INITVAL_F="0x0063006300630063006300630063006300630063006300630063006300630063",DATA_WIDTH_W="4",DATA_WIDTH_R="4"). VERI-1018
WARNING - synthesis: c:/users/zyx/my_designs/awg_fpga/triangle/rtl/triangle.v(2323): net iCE40UP.wdata_w[15] does not have a driver. VDB-1002
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/square/rtl/square.v(11): compiling module square. VERI-1018
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/square/rtl/square.v(229): compiling module square_ipgen_lscc_rom(FAMILY="iCE40UP",RADDR_WIDTH=10,RDATA_WIDTH=10,INIT_FILE="C:/Users/zyx/my_designs/awg_fpga/square/misc/square_rom2_square_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="10,1024",MEM_ID="square",INIT_VALUE_00="0x00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC0xCCCCCCCCC   ....   0CC00CC00CC00CC00CC00CC00CC00CC0xCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC0xCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC"). VERI-1018
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/square/rtl/square.v(619): compiling module square_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_WIDTH=10,DATA_WIDTH=10,INIT_FILE="C:/Users/zyx/my_designs/awg_fpga/square/misc/square_rom2_square_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="10,1024",MEM_ID="square",INIT_VALUE_00="0x00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00C   ....   0CC00CC00CC00CC00CC00CC00CC00CC0xCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC0xCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC"). VERI-1018
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/square/rtl/square.v(1780): compiling module square_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b0100,ADDR_WIDTH=32'b01010,OUTREG="reg",GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="10,1024",MEM_ID="square",INIT_VALUE_00="0xCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",INIT_VALUE_01="0xCCCCCCCCCCCCCCCCCCCCC   ....   T_VALUE_78="0x00",INIT_VALUE_79="0x00",INIT_VALUE_7A="0x00",INIT_VALUE_7B="0x00",INIT_VALUE_7C="0x00",INIT_VALUE_7D="0x00",INIT_VALUE_7E="0x00",INIT_VALUE_7F="0x00"). VERI-1018
INFO - synthesis: C:/lscc/radiant/2022.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(693): compiling module PDP4K(INITVAL_0="0xCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",INITVAL_1="0xCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",INITVAL_2="0xCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",INITVAL_3="0xCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",INI   ....   CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",INITVAL_F="0xCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",DATA_WIDTH_W="4",DATA_WIDTH_R="4"). VERI-1018
WARNING - synthesis: c:/users/zyx/my_designs/awg_fpga/square/rtl/square.v(2323): net iCE40UP.wdata_w[15] does not have a driver. VDB-1002
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/square/rtl/square.v(1780): compiling module square_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b0100,ADDR_WIDTH=32'b01010,OUTREG="reg",GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="10,1024",MEM_ID="square",INIT_VALUE_00="0xCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",INIT_VALUE_01="0xCCCCCCCCCCCCCCCCCC   ....   T_VALUE_78="0x00",INIT_VALUE_79="0x00",INIT_VALUE_7A="0x00",INIT_VALUE_7B="0x00",INIT_VALUE_7C="0x00",INIT_VALUE_7D="0x00",INIT_VALUE_7E="0x00",INIT_VALUE_7F="0x00"). VERI-1018
WARNING - synthesis: c:/users/zyx/my_designs/awg_fpga/square/rtl/square.v(2323): net iCE40UP.wdata_w[15] does not have a driver. VDB-1002
INFO - synthesis: c:/users/zyx/my_designs/awg_fpga/square/rtl/square.v(1780): compiling module square_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b0100,ADDR_WIDTH=32'b01010,OUTREG="reg",GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="10,1024",MEM_ID="square",INIT_VALUE_00="0x00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC",INIT_VALUE_01="0x00CC00CC00CC00CC0   ....   T_VALUE_78="0x00",INIT_VALUE_79="0x00",INIT_VALUE_7A="0x00",INIT_VALUE_7B="0x00",INIT_VALUE_7C="0x00",INIT_VALUE_7D="0x00",INIT_VALUE_7E="0x00",INIT_VALUE_7F="0x00"). VERI-1018
INFO - synthesis: C:/lscc/radiant/2022.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(693): compiling module PDP4K(INITVAL_0="0x00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC",INITVAL_1="0x00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC",INITVAL_2="0x00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC",INITVAL_3="0x00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC",INI   ....   CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC",INITVAL_F="0x00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC00CC",DATA_WIDTH_W="4",DATA_WIDTH_R="4"). VERI-1018
WARNING - synthesis: c:/users/zyx/my_designs/awg_fpga/square/rtl/square.v(2323): net iCE40UP.wdata_w[15] does not have a driver. VDB-1002
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - synthesis: Bit 31 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 30 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 29 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 28 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 27 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 26 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 25 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 24 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 23 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 22 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 21 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 20 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 19 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 18 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 17 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 16 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 15 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 14 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 13 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 12 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 11 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 10 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 9 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 8 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 7 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 6 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 5 of Register tmp_freq2 is stuck at Zero
WARNING - synthesis: Bit 18 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 17 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 16 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 15 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 14 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 13 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 12 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 11 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 10 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 9 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 8 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 7 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 6 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 5 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 4 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 3 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 2 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 1 of Register tt_freq is stuck at Zero
WARNING - synthesis: Bit 0 of Register tt_freq is stuck at Zero
WARNING - synthesis: c:/users/zyx/my_designs/awg_fpga/sine/rtl/sine.v(2323): net iCE40UP.wdata_w[15] does not have a driver. VDB-1002
WARNING - synthesis: c:/users/zyx/my_designs/awg_fpga/triangle/rtl/triangle.v(2323): net iCE40UP.wdata_w[15] does not have a driver. VDB-1002
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[15]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[14]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[12]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[11]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[10]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[8]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[7]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[6]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[4]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[3]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[2]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[0]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[15]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[14]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[12]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[11]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[10]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[8]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[7]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[6]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[4]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[3]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[2]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[0]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[15]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[14]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[12]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[11]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[10]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[8]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[7]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[6]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[4]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[3]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[2]. Patching with GND.
######## Missing driver on net \U3/inst_sin_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[0]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[15]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[14]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[12]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[11]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[10]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[8]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[7]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[6]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[4]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[3]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[2]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[0]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[15]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[14]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[12]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[11]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[10]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[8]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[7]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[6]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[4]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[3]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[2]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[0]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[15]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[14]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[12]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[11]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[10]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[8]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[7]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[6]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[4]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[3]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[2]. Patching with GND.
######## Missing driver on net \U3/inst_sanjiao_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[0]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[15]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[14]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[12]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[11]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[10]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[8]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[7]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[6]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[4]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[3]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[2]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.wdata_w[0]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[15]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[14]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[12]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[11]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[10]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[8]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[7]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[6]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[4]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[3]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[2]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/iCE40UP.wdata_w[0]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[15]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[14]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[12]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[11]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[10]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[8]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[7]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[6]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[4]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[3]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[2]. Patching with GND.
######## Missing driver on net \U3/inst_fangbo_rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0/iCE40UP.wdata_w[0]. Patching with GND.
WARNING - synthesis: Bit 19 of Register \U3/tt_freq is stuck at Zero
INFO - synthesis: Extracted state machine for register '\U1/rxd_state' with one-hot encoding
State machine has 8 reachable states with original encodings of:

 000 

 001 

 010 

 011 

 100 

 101 

 110 

 111 

original encoding -> new encoding (one-hot encoding)

 000 -> 00000001

 001 -> 00000010

 010 -> 00000100

 011 -> 00001000

 100 -> 00010000

 101 -> 00100000

 110 -> 01000000

 111 -> 10000000




WARNING - synthesis: Bit 0 of Register \U3/tmp_freq is stuck at Zero
Mapped 5 multiplier(s)


WARNING - synthesis: Bit 6 of Register \U3/tmp_freq1_res3 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \U3/tmp_freq1_res3 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \U3/tmp_freq1_res3 is stuck at Zero
WARNING - synthesis: c:/users/zyx/my_designs/awg_fpga/source/impl_1/dds.v(90): Register \U3/fre_acc_i0 is stuck at Zero. VDB-5013


<A name="lse_area"></A><B><U><big>Area Report</big></U></B>

################### Begin Area Report (awg)######################
Number of register bits => 201 of 5280 (3 % )
EBR_B => 10
CCU2 => 113
FD1P3XZ => 201
IB => 5
LUT4 => 129
MAC16 => 5
OB => 11
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 21


<A name="lse_clock"></A><B><U><big>Clock Report</big></U></B>

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : U3/rst_n_N_209, loads : 170
  Net : rst_n_c, loads : 31
  Net : U3/n2233, loads : 20
  Net : U3/addr[0], loads : 18
  Net : U3/addr[5], loads : 18
  Net : U3/addr[6], loads : 18
  Net : U3/addr[7], loads : 18
  Net : U3/addr[9], loads : 18
  Net : U3/addr[8], loads : 18
  Net : U3/addr[1], loads : 18
################### End Clock Report ##################

Peak Memory Usage: 106 MB

--------------------------------------------------------------
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Syn>Top</A></LI>
<LI><A href=#lse_area>Area Report</A></LI>
<LI><A href=#lse_clock>Clock Report</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

